



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Intel Patent Application of:

First Named Inventor: MURANAKA, Masaya

Art Unit:

Appln. No.: 10/588,788

Examiner:

Filed: August 9, 2006

Confirmation No.:

For: RANDOM NUMBER GENERATING METHOD  
AND SEMICONDUCTOR INTEGRATED CIRCUIT  
DEVICE

\* \* \*

**INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.56, and without any assertion as to materiality or prior art effect, the documents listed on the attached Form PTO/SB/08A are hereby cited.

Documents 2-3, 5-8, and 10 are listed on the International Search Report (copy enclosed). Documents 5, 11 and 12 were cited in the specification (see pages 2 and 62), and their relevance is indicated therein.

The Commissioner is hereby authorized to charge to Deposit Account No. 50-1165 (T3351-11801US01) any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper and to credit any overpayment to that Account. If any extension of time is required in connection with the filing of this paper and has not been separately requested, such extension is hereby requested.

Respectfully submitted,

Date: September 20, 2006

By:

*Mitchell W. Shapiro*  
Mitchell W. Shapiro  
Reg. No. 31,568

Miles & Stockbridge, P.C.  
1751 Pinnacle Drive  
Suite 500  
McLean, Virginia 22102-3833  
(703) 903-9000

MWS:skw

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /C.N./ *3*

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /C.N./

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /C.N./